Field-Split Parallel Architecture for High Performance Multi-Match Packet Classification Using FPGAs